Clock Skewing for Area and Power Optimization of ASICs Using Differential Flipflops and Local Clocking

Computing Architecture

Clock Skewing for Area and Power Optimization of ASICs Using Differential Flipflops and Local Clocking

Variable Input Resolution SRAM In-Memory Computing Architecture

Dynamic and Efficient Hardware/Software Codesigns of Deep Learning Accelerators

Single-Cycle Processing-in-SRAM Logic Circuit Design

Masked-Based Learning Method for Neural Network Multiple Task Adaption

Static and dynamic precision adaptation for hardware learning and classification

Flexible and Efficient XNOR Circuit Architecture for Neural Network Based Deep Learning

One-Cycle Reconfigurable In-Memory Logic for Non-Volatile Memory

Fast and Efficient Max/Min Searching in DRAM

Processing-In-Memory (PIM) Platform for mRNA Quantification