Integrated Circuits

Fast-Tracking Phase Lock Loop (PLL) Architecture

Clock Skewing for Area and Power Optimization of ASICs Using Differential Flipflops and Local Clocking

Clock Skewing Strategy to Minimize Dynamic Power and Eliminate Hold Violations in ASIC Circuits

Design Automation of Radiation Hardened Mixed Single, Dual, and Triple Mode Redundant Digital Circuits

Pulse-Clocked TMR Flip-Flop Design for Efficient Temporal Radiation Hardening of Digital Circuits

Simulating Interconnects in Microchips for the Purpose of Rapid Failure Analysis