Integrated Circuits
Fast-Tracking Phase Lock Loop (PLL) Architecture
Read more
Clock Skewing for Area and Power Optimization of ASICs Using Differential Flipflops and Local Clocking
Read more
Clock Skewing Strategy to Minimize Dynamic Power and Eliminate Hold Violations in ASIC Circuits
Read more
Design Automation of Radiation Hardened Mixed Single, Dual, and Triple Mode Redundant Digital Circuits
Read more
Pulse-Clocked TMR Flip-Flop Design for Efficient Temporal Radiation Hardening of Digital Circuits
Read more
Simulating Interconnects in Microchips for the Purpose of Rapid Failure Analysis
Read more