Integrated Circuits

Design Automation of Radiation Hardened Mixed Single, Dual, and Triple Mode Redundant Digital Circuits

Clock Skewing Strategy to Minimize Dynamic Power and Eliminate Hold Violations in ASIC Circuits

Fast-Tracking Phase Lock Loop (PLL) Architecture

Clock Skewing for Area and Power Optimization of ASICs Using Differential Flipflops and Local Clocking