Clock Skewing for Area and Power Optimization of ASICs Using Differential Flipflops and Local Clocking

Integrated Circuits

Clock Skewing for Area and Power Optimization of ASICs Using Differential Flipflops and Local Clocking

Clock Skewing Strategy to Minimize Dynamic Power and Eliminate Hold Violations in ASIC Circuits

Variable Input Resolution SRAM In-Memory Computing Architecture

Design Automation of Radiation Hardened Mixed Single, Dual, and Triple Mode Redundant Digital Circuits

Pulse-Clocked TMR Flip-Flop Design for Efficient Temporal Radiation Hardening of Digital Circuits

Simulating Interconnects in Microchips for the Purpose of Rapid Failure Analysis

1475 N. Scottsdale Road, Suite 200 Scottsdale, AZ 85257-3538
Phone: 480-884-1996
Fax: 480-884-1984

ASU California Center
1111 S. Broadway
Los Angeles, CA 90015
Phone: 424-229-9473
Fax: 424-238-0271

ASU Resources

ASU Enterprise Partners Knowledge Enterprise

Partner Institutions

University of Hawaii

Number one in the U.S. for innovation. ASU ahead of MIT and Stanford . - U.S. News and World Report, 8 years, 2016-2023

Maps and Locations Jobs Directory Contact ASU My ASU

Copyright and Trademark Accessibility Privacy Terms of Use Emergency COVID-19 Information